## High-Bandwidth, Low Voltage, Dual SPDT Analog Switch

## FEATURES

- Single Supply (1.8 V to 5.5 V )
- Low On-Resistance - ron: $2.4 \Omega$
- Crosstalk and Off Isolation: -81 dB @ 1 MHz
- QFN-12 (3 x 3 mm ) Package


## BENEFITS

- Reduced Power Consumption
- High Accuracy
- Reduce Board Space
- Low-Voltage Logic Compatible
- High Bandwidth


## APPLICATIONS

- Cellular Phones
- Speaker Headset Switching
- Audio and Video Signal Routing
- PCMCIA Cards
- Low-Voltage Data Acquisition
- ATE


## DESCRIPTION

The DG2032 is a monolithic CMOS dual single-pole/ double-throw (SPDT) analog switch. It is specifically designed for low-voltage, high bandwidth applications.

The DG2032's on-resistance (3 $\Omega$ @ 2.7 V ), matching and flatness are guaranteed over the entire analog voltage range. Wide dynamic performance is achieved with better than -80 dB for both cross-talk and off-isolation at 1 MHz .

Both SPDT's operate with independent control logic, conduct equally well in both directions and block signals up to the
power supply level when off. Break-before-make is guaranteed.

With fast switching speeds, low on-resistance, high bandwidth, and low charge injection, the DG2032 is ideally suited for audio and video switching with high linearity.

Built on Vishay Siliconix's low voltage CMOS technology, the DG2032 contains an epitaxial layer which prevents latch-up.

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION
DG2032
12-Pin QFN ( $3 \times 3 \mathrm{~mm}$ )


| TRUTH TABLE |  |  |
| :---: | :---: | :---: |
| Logic | NC1 and NC2 | NO1 and NO2 |
| 0 | ON | OFF |
| 1 | OFF | ON |


| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| Temp Range | Package | Part Number |
| -40 to $85^{\circ} \mathrm{C}$ | $12-$ Pin QFN $(3 \times 3 \mathrm{~mm})$ | DG2032DN |

## ABSOLUTE MAXIMUM RATINGS

Reference to GND
V+...................................................................... . . 0.3 to +6 V
IN, COM, NC, NO ${ }^{\text {a }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to ( $\mathrm{V}++0.3 \mathrm{~V}$ )
Continuous Current (Any terminal) . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 50 \mathrm{~mA}$
Peak Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 200 \mathrm{~mA}$
(Pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle)
Storage Temperature (D Suffix) . . . . . . . . . . . . . . . . . . . . . . . . . . 65 to $150^{\circ} \mathrm{C}$
Power Dissipation (Packages) ${ }^{\text {b }}$
12-Pin QFN (3 x 3) ${ }^{\text {c }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1295 mW
Package Solder Reflow Conditions ${ }^{\text {d }}$
$12-P i n$ QFN ( $3 \times 3$ ) $\qquad$ $240^{\circ} \mathrm{C}$

Notes:
a. Signals on NC, NO, or COM or IN exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
b. All leads welded or soldered to PC Board.
c. Derate $16.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70^{\circ} \mathrm{C}$
d. Manual soldering with an iron is not recommended for leadless components. The QFN is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper lip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

## SPECIFICATIONS (V+ = $\mathbf{3} \mathbf{V}$ )

| Parameter | Symbol | Test Conditions Otherwise Unless Specified$\mathrm{V}+=3 \mathrm{~V}, \pm 10 \%, \mathrm{~V}_{\mathrm{IN}}=0.4 \text { or } 2.0 \mathrm{Ve}$ | Temp ${ }^{\text {a }}$ | Limits <br> -40 to $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min ${ }^{\text {b }}$ | Typ ${ }^{\text {c }}$ | Max ${ }^{\text {b }}$ |  |
| Analog Switch |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {d }}$ | $\mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{NC}}$, $\mathrm{V}_{\text {COM }}$ |  | Full | 0 |  | V+ | V |
| On-Resistance | ron | $\begin{gathered} \hline \mathrm{V}+=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0.2 \mathrm{~V} / 1.5 \mathrm{~V} \\ \mathrm{I}_{\mathrm{NO}}, \mathrm{I}_{\mathrm{NC}}=10 \mathrm{~mA} \end{gathered}$ | Room Full |  | 3.0 | $\begin{gathered} 5 \\ 6.5 \end{gathered}$ | $\Omega$ |
| ron Flatness | ron <br> Flatness | $\begin{gathered} \mathrm{V}_{+}=2.7 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{COM}}=0 \text { to } \mathrm{V}+, \mathrm{I}_{\mathrm{NO}}, \mathrm{I}_{\mathrm{NC}}=10 \mathrm{~mA} \end{gathered}$ | Room |  |  | 1.6 |  |
| ron Match Between Channels | $\Delta \mathrm{r}_{\mathrm{ON}}$ |  | Room |  |  | 0.4 |  |
| Switch Off Leakage Current | ${ }^{\mathrm{I}} \mathrm{NO}$ (off), $\mathrm{I}_{\mathrm{NC} \text { (off) }}$ | $\begin{gathered} \mathrm{V}_{+}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}, \mathrm{~V}_{\mathrm{NC}}=0.3 \mathrm{~V} / 3 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{COM}}=3 \mathrm{~V} / 0.3 \mathrm{~V} \end{gathered}$ | Room Full | $\begin{gathered} \hline-1 \\ -10 \end{gathered}$ | 0.01 | $\begin{gathered} \hline 1 \\ 10 \end{gathered}$ | nA |
|  | ICOM(off) |  | Room Full | $\begin{gathered} -1 \\ -10 \end{gathered}$ | 0.01 | $\begin{gathered} \hline 1 \\ 10 \end{gathered}$ |  |
| Channel-On Leakage Current | ICOM(on) | $\mathrm{V}+=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\mathrm{COM}}=0.3 \mathrm{~V} / 3 \mathrm{~V}$ | Room Full | $\begin{gathered} \hline-1 \\ -10 \end{gathered}$ | 0.01 | $\begin{gathered} \hline 1 \\ 10 \end{gathered}$ |  |
| Digital Control |  |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\text {INH }}$ |  | Full | 2.0 |  |  | V |
| Input Low Voltage | $\mathrm{V}_{\text {INL }}$ |  | Full |  |  | 0.4 |  |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ |  | Full |  | 5 |  | pF |
| Input Current | $\mathrm{I}_{\text {INL }}$ or $\mathrm{l}_{\text {INH }}$ | $\mathrm{V}_{\text {IN }}=0$ or $\mathrm{V}+$ | Full | 1 |  | 1 | $\mu \mathrm{A}$ |
| Dynamic Characteristics |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=2.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ | $\begin{gathered} \text { Room } \\ \text { Full } \end{gathered}$ |  | 28 | $\begin{aligned} & 53 \\ & 59 \end{aligned}$ | ns |
| Turn-Off Time | toff |  | Room Full |  | 13 | $\begin{aligned} & 38 \\ & 38 \end{aligned}$ |  |
| Break-Before-Make Time | $\mathrm{t}_{\mathrm{d}}$ | $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=2.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ | Full | 1 |  |  |  |
| Charge Injection ${ }^{\text {d }}$ | $\mathrm{Q}_{\text {INJ }}$ | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{V}_{\mathrm{GEN}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{GEN}}=0 \Omega$ | Room |  | 38 |  | pC |
| Off-Isolation ${ }^{\text {d }}$ | OIRR | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ | Room |  | -78 |  | dB |
| Crosstalk ${ }^{\text {d }}$ | $\mathrm{X}_{\text {TALK }}$ |  | Room |  | -82 |  |  |
| $\mathrm{N}_{\mathrm{O}}, \mathrm{N}_{\mathrm{C}}$ Off Capacitance ${ }^{\text {d }}$ | $\mathrm{C}_{\mathrm{NO} \text { (off) }}$ | $\mathrm{V}_{\text {IN }}=0$ or $\mathrm{V}+\mathrm{f}=1 \mathrm{MHz}$ | Room |  | 15 |  | pF |
|  | $\mathrm{C}_{\mathrm{NC} \text { (off) }}$ |  | Room |  | 15 |  |  |
| Channel-On Capacitance ${ }^{\text {d }}$ | $\mathrm{C}_{\mathrm{NO} \text { (on) }}$ |  | Room |  | 49 |  |  |
|  | $\mathrm{C}_{\mathrm{NC} \text { (on) }}$ |  | Room |  | 45 |  |  |
| Power Supply |  |  |  |  |  |  |  |
| Power Supply Current | I+ | $\mathrm{V}_{\text {IN }}=0$ or $\mathrm{V}_{+}$ | Full |  | 0.01 | 1.0 | $\mu \mathrm{A}$ |

## Notes:

a. Room $=25^{\circ} \mathrm{C}$, Full $=$ as determined by the operating suffix
b. Typical values are for design aid only, not guaranteed nor subject to production testing.
c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet
d. Guarantee by design, nor subjected to production test.
e. $\quad \mathrm{V}_{\mathrm{IN}}=$ input voltage to perform proper function.

TYPICAL CHARACTERISTICS ( $25^{\circ}$ C UNLESS NOTED)


Vishay Siliconix
New Product

## TYPICAL CHARACTERISTICS ( $\mathbf{2 5}^{\circ} \mathrm{C}$ UNLESS NOTED)



TEST CIRCUITS


$C_{L}$ (includes fixture and stray capacitance)

$$
\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{COM}}\left(\frac{\mathrm{R}_{\mathrm{L}}}{\mathrm{R}_{\mathrm{L}}+\mathrm{R}_{\mathrm{ON}}}\right)
$$

[^0]FIGURE 1. Switching Time

## TEST CIRCUITS



FIGURE 5. Break-Before-Make Interval


IN depends on switch configuration: input polarity determined by sense of switch.

FIGURE 2. Charge Injection


FIGURE 3. Off-Isolation


FIGURE 4. Channel Off/On Capacitance

## Disclaimer

All product specifications and data are subject to change without notice.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.


[^0]:    Logic "1" = Switch On
    Logic input waveforms inverted for switches that have the opposite logic sense.

